Circuit-Technology Co-Optimization of SRAM by Hsiao-Hsuan Liu (.PDF)

Posted on by

File Size: 29.5 MB

Circuit-Technology Co-Optimization of SRAM Design in Advanced CMOS Nodes by Hsiao-Hsuan Liu, Francky Catthoor
Requirements: .PDF reader, 29.5 MB
Overview: Modern computing engines―CPUs, GPUs, and NPUs―require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes. The first part of the book utilizes a bottom-up design-technology co-optimization (DTCO) approach, employing a dedicated PPA simulation framework to evaluate and identify the most promising strategies for SRAM bitcell scaling. It offers a comprehensive examination of SRAM bitcell scaling beyond 1 nm node, outlining a structured research cycle that includes identifying scaling bottlenecks, developing cutting-edge architectures with complementary field-effect transistor (CFET) technology, and addressing challenges such as process integration and routing complexities. Additionally, this book introduces a novel write margin methodology to better address the risks of write failures in resistance-dominated nodes.
Genre: Non-Fiction > Tech & Devices

Free Download links:

https://trbt.cc/pz6b8hgl9khi.html

https://katfile.com/dmsh5zz0c0cd/Circuit-Technology_Co-Optimization_of_SRAM_Design.rar.html